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Abstract. In this paper, a low voltage CMOS current con-
trolled floating resistor which is convenient for integrated 
circuit implementation is designed by using differential 
pair. The proposed resistor has a simple circuit structure 
and low power dissipation. This circuit is required ±0.75 V 
as a power supply. The basic advantages of this circuit are 
wide tuning range of the resistance value, satisfied fre-
quency performance and worthwhile dynamic range. As 
well as the proposed circuit has floating structure, it is 
able to be used both positive and negative resistor. The 
performances of the proposed circuit are simulated with 
SPICE to justify the presented theory. 
Keywords 
CMOS active resistor, differential pair, low voltage 
circuits. 
1. Introduction 
It is mainly utilized resistor in analogue electronic 
circuits. However, owing to obtain resistance in silicon 
chip, it is necessary to detain large areas in the chip. This 
situation is not appropriate in terms of production effi-
ciency. Also, these resistors, which are generated in the 
chip, may not provide determined resistance value. Be-
cause of these reasons, active resistor circuits are highly 
important for integrated circuits. It was introduced many 
varieties of active resistor and applications in previous 
studies [1-5].  
Bipolar-based floating resistor was presented, such as 
class AB controlled resistor, resistor using operational 
tranconductance amplifier (OTA) based on bipolar tran-
sistor, in the literature [1-3]. Although these resistors have 
good frequency performance, the dynamic range of the 
circuit is restricted. Furthermore, the resistor circuits inher-
ently consume more power compared with MOS-based 
active resistors. Active resistor using MOS transistors and 
its applications are introduced in the previous works  
[6-12]. But this resistor is limited in point of frequency 
response and adjustability. 
On the other hand, active resistors using current 
conveyors are reported as different resistor designing tech-
niques [13], [14]. But, these structures have passive com-
ponents as resistor. Moreover, these circuits are inconven-
ient for integrated circuits (IC).   
Tunable active resistors are controlled by using either 
voltage or current. Voltage controlled resistors (VCR) are 
introduced in [9-11]. VCRs present good dynamic range 
performance. But, adjustable range of the VCRs is 
restricted for generally utilized gate voltages as a control 
argument. Control voltage is limited by supply voltage. 
Current controlled resistors (CCR) provide facility to tune 
wide resistance value range [1-4]. This capability of the 
CCR is an important advantage for programmable analog 
circuit’s applications. In additional, it can be interpreted 
that CCRs exhibit acceptable frequency performance. Also, 
VCRs having good linearity are presented in literature [15], 
[16]. But these proposed circuits require high supply volt-
age and have restricted control range comparing with 
CCRs. 
Recently, low voltage disposition has been raised on 
electronic circuits design. Numerous electronic applica-
tions employing in the low voltage are introduced in the 
literature [17], [18]. Circuits using lower supply voltage 
allow operating in lower power dissipation. Low voltage 
active resistors and their applications are included in only 
a few studies in the literature [4], [10]. Floating gate MOS-
based low voltage resistor is reported in [10]. But, this 
resistor is tuned by voltage and adjustable value range of 
the resistance is a few kΩs. 
In this paper, floating active resistor is designed by 
utilizing CMOS differential pair. The resistor consists of 
only two differential pairs. Also, the circuit can be realized 
easily considering IC. This circuit is able to achieve both 
negative and positive resistance with small modification in 
the circuit. Control argument is biasing current for pro-
posed circuit. Hereby, adjustable range of the resistance 
value is rather wide. The paper presents CMOS based cur-
rent–controlled floating resistor operating at supply voltage 
of ±0.75 V. Therefore, power consumption of the circuit is 
at reasonable levels. The proposed circuits have been 
simulated using SPICE in 0.35 µm CMOS technology. 
Also, a bandpass filter is employed to demonstrate the 
capability of the proposed resistor. 
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2. Proposed Floating Active Resistor 
Fig. 1 indicates differential pair as the core of floating 
resistor. Assuming that all the transistors are operated 
saturation region with their sources connected to the bulk. 
Drain currents of transistors MA and MB can be written as,  
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where µn is the electron mobility and Cox is the oxide 
capacitance per unit area. IDA and IDB are the drain currents 
of transistors MA and MB, respectively. In addition, VTHN is 
the threshold voltage for the NMOS transistors. Transistor 
MC utilizes to reduce impedance value at drain of transistor 
MB. Therefore, the differential pair needs low supply 
voltage. 
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Fig. 1. The differential pair structure. 
V1 and V2 are two input voltages applied at the gates as 
shown in Fig. 1. Input voltages are described as  
 GSBGSA VVVV  21  (2) 
where VGSA and VGSB are the gate voltages of transistors MA 
and MB, respectively. Drain current IDA for transistor MA is 
equal to I0 + i1 and drain current IDB is similar to I0. From 
(1) and (2), the difference of input voltages is given by  
 
)/(
2
)/(
)(2 010
21 LWC
I
LWC
iIVV
oxnoxn  
 . (3) 
If equation (3) is arranged, current i1 will be expressed as  
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where kn =µnCox is the transconductance parameter of the 
NMOS transistor. In (4), it is 4I0 >> (1/2)kn(W/L) (V1-V2)2. 
So, i1 can be modified as  
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Equation (5) shows that i1 depends on the biasing current 
I0. 
The body effect upon the channel of the NMOS tran-
sistors used in differential pair can be described using 
a modification of the threshold voltage, approximated by 
the following equation, 
 







  1
2
12
B
BS
BTHNOTHN
V
VV   (6) 
where VTHN is the threshold voltage with substrate bias 
present, and VTHNO is the zero-VBS value of threshold volt-
age, γ is the body effect parameter, and 2φB is the surface 
inversion potential of silicon and VBS is the bulk-source 
voltage. Assume that VBS is zero and gate bias is sufficient 
to insure that a channel is present, bulk effect can be ne-
glected for differential pair in Fig. 1 [19]. 
If both inputs of the MOS differential pair structure 
are grounded, transistors MA and MB are perfectly matched 
and current i1 would be zero. Practical circuits exhibit 
mismatch effect between the transistors. For the differential 
pair shown in Fig. 1, the effect of a mismatch in the W/L 
ratios of MA and MB, expressed as 
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Effect of a mismatch ΔVTHN between the two thresh-
old voltages are described as VTHNA= VTHN + ΔVTHN and 
VTHNB= VTHN. Therefore, offset current Δi1 can be calcu-
lated as 
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where VGS is the gate-source voltage of the MA and MB. 
The offset current is extremely depended on the biasing 
current. 
Fig. 2 indicates the proposed resistor using two dif-
ferential pairs. M1 and M4, M2 and M3 are generated as 
differential pairs. All other transistors act as current mirror 
injected biasing current I0. Using (5), resistance value of 
the resistor will be expressed as  
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where i2 = -i1, because differential pairs are connected in 
symmetric. It is obvious that resistance value is easily 
tuned by biasing current I0. 
Resistance value of the proposed circuit has change 
with temperature. PTAT current generator as biasing cur-
rent of the proposed circuit can be used for temperature 
compensation. It is essential for ultra-low-power circuit 
realizations [20]. 
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Fig. 2. Floating positive resistor. 
 
All transistors of this circuit are aimed to operate in 
saturation region. M8 and M12 remain in the saturation 
region if the following conditions are fulfilled:  
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where kp = µnCox is the transconductance parameter of 
PMOS transistors and VDD, VSS are supply voltages. In 
order to remain M1 in the saturation region, the condition 
is:  
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In addition, M2 and M4 act as a diode. Also, the definitions 
in (10) and (11) valid for the other transistors generated 
differential pair. It seems that this resistor circuit can be 
operated in saturation region if VDD + Vss > 2VDS,sat +VTHN 
where VDS,sat is drain-to-source voltage for all transistors of 
the circuits in the saturation region. 
The proposed positive resistor in Fig. 2 is easily able 
to be converted to the negative resistor. A connection is 
made between the drain of transistor M2 and gates of M3 
instead of M2’s gate. Additionally, the drain of M4 is con-
nected to the gate of M2 instead of M4’s gate. In this in-
stance, it is clear that i1 = -i2. The definition of the negative 
resistance may be as follows:   
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Negative resistance is controlled by biasing current in 
the same way with the positive resistor. It is clear that the 
electronic adjustment of the resistance is offered by this 
circuit. Creating two different kinds of in a single circuit is 
one of the advantages of the proposed circuit. 
3. Simulation Results  
The proposed resistor was simulated by SPICE, ow-
ing to verify the theoretical approaches. The SPICE model 
0.35 μm CMOS parameter for NMOS and PMOS is used 
in [21]. The supply voltage is ±0.75 V. Aspect ratio of the 
transistors is given in Tab. 1. Fig. 3 shows input differen-
tial voltage versus input current of the simulated resistor. 
 
Transistor W/L 
M1-M4 2/0.7 
M5-M15 30/0.7 
Tab. 1. Aspect ratio of the transistors. 
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Fig. 3. Current / voltage characteristic of the proposed circuit. 
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The biasing current of the resistor is varied from 
50 µA to 500 µA step by step. It is shown that behavior of 
the resistor is highly linear between -500 mV and 
+500 mV. The linearity of the proposed resistor depends 
on the linear range of the transconductance amplifier which 
consists of the differential pair. There are some circuit 
topologies exhibiting linear behavior in literature. But 
these circuits can be controlled by voltage and operate at 
high supply voltage comparing with our proposed circuit 
[22]. Resistance value of the proposed resistor can be eas-
ily tuned by biasing current of the circuit as shown in 
Fig. 3. 
Frequency response of the circuit seen in Fig. 2 is 
shown in Fig. 4. The variation of the resistance magnitude 
with frequency for a biasing current of 50 µA and resis-
tance value of 12.4 kΩ is illustrated in Fig. 4. 
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Fig. 4. Frequency response of the proposed circuit. 
The variation of the total harmonic distortion with 
peak to peak input voltage for I0 = 50 µA and R12 = 
12.4 kΩ is displayed in Fig. 5. 
When the frequencies were increased, it was found 
that the proposed structure could be operated with the  
–3dB bandwidth of about 1.66 GHz. This circuit exhibits 
a good performance in terms of the frequency response. 
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Fig. 5. THD % versus input voltage. 
The variation of the THD with input signal amplitude 
for a biasing current of 50 µA is illustrated in Fig. 5. The 
THD value is 0.91 % at 500 mV. It is shown that THD 
values obtained according to different peak to peak input 
voltages are reasonable values. Also, the total power dissi-
pation of the proposed circuit is 0.41 mW. 
Comparison of the performance parameters belonging 
to some circuits and the proposed circuit is indicated in 
Tab. 2. 
 
Parameters This study [3] [10] [4] 
Supply voltage ±0.75 V ±1.5 V ±0.75 V ±3 V 
Input range ±500 mV ±50 mV ±320 mV ±500 mV 
Tuning range 1.5kΩ-1MΩ 250Ω-3kΩ 2kΩ-4kΩ 40kΩ-4MΩ
THD 0.91% (at1MHz) 
0.24% 
(at1MHz) 
0.28% 
(at 45 kHz) 1% 
Power 
dissipation 0.41 mW 6.2 mW 0.254 mW - 
Bandwidth 1.66 GHz 35 MHz - - 
Technology CMOS BJT FGMOS CMOS 
Negative 
resistance Yes No No Yes 
Floating Yes Yes No Yes 
Tab. 2. Comparing of the active resistors’ performance pa-
rameters. 
When Tab. 2 is investigated, it is clear that the pro-
posed circuit has some advantages. If the circuits are com-
pared in terms of supply voltage, the proposed resistor and 
the circuit in [10] require a small supply voltage. Input 
range and tuning range of the proposed circuit are wider 
than those of the circuit in [10]. Although the circuit in [4] 
has wide tuning range, it uses high supply voltage consid-
ering the proposed circuit. Having a negative resistance is 
an important advantage for the proposed circuit. Also, 
frequency performance of the proposed resistor is elegant. 
4. Bandpass Filter Application 
As an application, in order to demonstrate the pro-
posed resistor’s capability, bandpass filter is used. Afore-
mentioned filter structure is seen in Fig. 6. 
L C
v0vi
I0
Proposed 
Resistor
 
Fig. 6. Electronically tunable bandpass filter. 
The circuit shown in Fig. 6 consists of a capacitor, inductor 
and current-controlled active resistor. The capacitance of 
the capacitor is 2.5 pF and inductance value is 0.1 mH. The 
center frequency of the circuit depends on L and C values. 
The center frequency is written as  
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The bandwidth (BW) of the filter can be defined as  
 
L
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where it is obvious that BW is the function of the proposed 
resistor. Also, the proposed resistor is defined as R(I0) in 
(14). The frequency response of the filter is shown in 
Fig. 7. As shown in Fig. 7 bandwidth of the filter can be 
easily adjust with changing biasing current of the proposed 
resistor.  
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Fig. 7. Frequency response of the filter. 
5. Conclusion 
In this work, low voltage CMOS based active resistor 
structure is proposed and electronically tunable bandpass 
filter is tested as an application. The proposed circuit has 
no passive components which are excellent for IC imple-
mentations. In addition, the circuit has highly basic struc-
ture. The proposed circuit and bandpass filter are simulated 
using a Spice simulation program and to confirm the theory 
their simulation results are compared with the theoretical 
approaches. The value of the proposed resistance can be 
varied from 1.5 kΩ to 1 MΩ, with excellent correspon-
dence between the theoretical and simulation results by 
changing the value of control current I0. 
Also, the proposed circuit is required a low voltage as 
well as ± 0.75 V. It is worthy for low power dissipation. 
Resistance of the active resistor can be obtained either 
positive or negative by using different connection struc-
tures as it is indicated in Section 2. Dynamic range of the 
resistor is wide as seen in Fig. 3. Also, thanks to the wide 
tuning range of the resistors, the proposed bandpass filter 
can be applied in a very wide frequency range. Finally, 
such a tunable behavior of the proposed circuit is an at-
tractive feature in general electronic circuit designs and the 
circuit is rather convenient for low voltage IC realizations 
of which result in decreasing of power consumption. 
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